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Abstract 
 
Quantum-dot  Cellular  Automata  (QCA)  is  a  new 
technology for development of logic circuits based 
on  nanotechnology,  and  it  is  an  one  of  the 
alternative  for  designing  high  performance 
computing  over  existing  CMOS  technology.  The 
basic logic in QCA does not use voltage level for 
logic representation rather it represent binary state 
by  polarization  of  electrons  on  the  Quantum  Cell 
which  is  basic  building  block  of  QCA.  Extensive 
work is going on QCA for circuit design due to low 
power  consumption  and  regularity  in  the  circuit.. 
Clocking is used in QCA circuit to synchronize and 
control  the  information  flow  and  to  provide  the 
power to run the circuit. Reversible logic design is a 
well-known paradigm in digital computation, and if 
circuit developed is reversible then it consumes very 
low power. Here, in this paper we are presenting a 
Reversible  Universal  Gate  (RUG)  based  on 
Quantum-dot Cellular Automata (QCA). The RUG 
implemented  by  QCA  Designer  tool  and  also  its 
behavior is simulated by it. 
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1.  Introduction 
 
 Due to the  miniaturization  of transistors, the basic 
building unit of digital circuits in VLSI technology 
such as CMOS, the performance of computer chips 
has  shown  outstanding  development  in  the  last 
decades.  CMOS  technology  represents  binary 
information by switching the electric current [1] [2] 
[3]  [4].  However,  this  paradigm  has  serious 
drawbacks  as  device  sizes  are  reduced.  The 
interconnection of devices and signals is one of these 
problems.  Another  problem  is  with  regard  to  the 
quantization of charge, which becomes significant as 
transistors become smaller. Finally, current switching 
results  in  huge  energy  dissipation.  Recent  studies 
show  that  the  spatial  limits  of  conventional 
electronics will be reached in the next few years and, 
as  a  consequence,  this  continuing  development  of 
VLSI  technology  is  threatened.  Thus,  new 
computational paradigms that leverage the quantum 
effects present in the nanometric scale will have to be 
approached  in  order  to  develop  new  technologies 
overcome the barrier imposed by physical laws. The 
paradigm of Quantum-Dot Cellular Automata (QCA) 
is  one  of  the  most  promising  alternatives  to  the 
CMOS-VLSI technologies [3]. 
 
Nanotechnology  has  been  the  focus  of  extensive 
research  in  recent  years.  One  of  the  most  pressing 
hurdles  in  the  development  of  innovative 
computation  paradigms  and  systems  is  energy 
dissipation [5] [6]. A possible solution is reversible 
computing.  QCA  is  a  promising  emerging 
Nanotechnology that relies on novel design concepts. 
The  basic  logic  devices  for  QCA  are  the  majority 
voter (MV) and inverter (INV) [1]. QCA cells and 
some simple devices have already been successfully 
developed [7], [8], [9]. A four-phase clocking scheme 
for QCA also known as Landauer clocking has been 
proposed  in  [10].  Based  on  this  clocking  scheme, 
combinational as well as sequential logic design in 
QCA has been proposed in [1]. QCA has very low 
power consumption. So, QCA has been deemed as a 
promising  technology  for  building  reversible 
systems. 
 
2.  QCA Basic Building Block 
 
The basic building-block of QCA devices is the QCA 
cell.  A  QCA  cell  consists  of  four  quantum  dots 
located at corners of the square. When cell is charged 
with two excess electrons, they occupy diagonal site 
because  of  mutual  electrostatic  repulsion.  Due  to 
columbic interaction only two configurations of the 
electron pair exist and they are stable. Assign a logic 
0 and logic 1 to represent the stable (ground) states of 
the  cells.  The  two  electrons  that  can  move  to  any 
quantum  dot  within  the  cell  through  electron 
tunneling.  It  is  assumed  that  tunneling  is  fully 
controllable by potential barriers that can be raised 
and lowered across neighboring cells. The potential 
barriers  are  implemented  using  capacitive  plates. 
Electrostatic  interaction  between  neighboring  cells 
allows the design of QCA wires, logic devices and 
even  simple  microprocessors.  The  geometry  of 
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QCA  devices  via  an  electric  field  generated  by  a 
layout of clocking wires. Thus precise control over 
the timing and direction of data flow in QCA circuits 
is possible. The design of QCA circuits now lies not 
only in the logic structure of the cells, but also in the 
layout of clocking wires.  
 
In 0- polarization cells are in the non-polarized state 
also called NULL state, which is a superposition of 
the  two  ACTIVE  states  and  does  not  represent  a 
binary  value.  In  +1-  polarization  the  cells  are  in 
positive Polarized state.  This state is considered as 
Logic-1.  In  -1-  polarization  the  cells  there  are  in 
Negative Polarized state. This state is considered as  
Logic-0 as shown in figure 1. 
 
 
 
Figure 1: Quantum cells with +1,-1 and null 
polarization. 
 
A.  Majority Voter 
The fundamental logic primitive that can be realized 
in QCA is the majority gate as shown below. A three-
input majority function M is logic high if two more 
of  its  inputs  are  logic  high.  That  is  M  (A,  B,  C) 
=AB+BC+CA where A, B and C are arbitrary inputs, 
can be realized by only five QCA cells (compared to 
a  CMOS  implementation,  which  require  sixteen 
transistor) as shown in figure 2.  A QCA  majority 
gate, implements a majority function. A network of 
majority gates is called a majority network.  
 
 
Figure 2:  QCA Majority voter 
 
B.  Inverter 
The  implementation  of  inverter  based  on  QCA  is  
shown in figure 3. 
 
Figure 3: QCA based inverter 
 
3.  Reversible Logic 
 
Reversible circuits are those circuits that do not lose 
information and reversible computation in a system 
can be performed only when the system consists of 
reversible  gate.  Reversible  computing  investigates 
the  relation  between  energy  dissipation  and 
computing  at  logic  level,  which  leads  to  the 
thermodynamic  limit  of  computation.  Research  on 
reversible logic is not only of theoretical importance, 
but also of realistic necessity. Reversible computation 
is accomplished at logic level by establishing a one-
to-one  onto  mapping  between  the  input  states  and 
output  states  of  the  circuit  [11].  This  bijective 
property was initially investigated by Landauer who 
has proved that the lower bound of heat dissipation 
for  every  bit  of  information  lost  in  computing  is 
kTln2 joules, where k is Boltzmann’s constant and T 
is  the  temperature.  Moreover,  dissipation  can  be 
avoided if computation is carried out without losing 
any information. Due to the bijective property, testing 
of  reversible  logic  is  also  generally  simpler  than 
conventional irreversible logic[12]. Reversible logic 
gates  are  information  lossless,  i.e.  the  information 
output of a reversible circuit is maximized. Therefore 
according to [5], the probability of fault detection is 
maximized too. Reversible logic is inherently easier 
to test because the one-to-one onto property improves 
the controllability as well as the observability of the 
circuit[14]. New reversible logic gates are defined in 
QCA by their bijective property, i.e. the one-to-one 
onto  mapping  between  inputs  and  outputs.  In 
reversible logic there is one-to-one mapping between 
the input and output vector and vice- versa. A QCA is 
one  of  the  possible  technologies  to  implement  the 
reversible logic. 
 
A.  Reversible Gate 
A logic gate L is reversible if, for any output Y, there 
is a unique input X such that  
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 If a gate L is reversible, there is an inverse gate L′ 
which maps Y to X for which 
                                    L’(Y) = X. 
From common logic gates, NOT gate is reversible, as 
can be seen from its truth table below.    
 
Table 1: Truth Table For Not Gate 
 
   
          
                                 
The  original  motivation  was  that  reversible  gates 
dissipate  less  heat  (or,  in  principle,  no  heat).  In  a 
normal  gate,  input  states  are  lost,  since  less 
information is present in the output than was present 
at the input. This loss of information loses energy to 
the  surrounding  area  as  heat,  because  of 
thermodynamic entropy. Another way to understand 
this is that charges on a circuit are grounded and thus 
flow away, taking a small charge of energy with them 
when they change state. A reversible gate only moves 
the states around, and since no information is lost, so 
energy is conserved. Any reversible gate must have 
the  same  number  of  input  and  output  bits,  by  the 
pigeonhole principle - For one input bit there are two 
possible reversible gates. One of them is NOT and 
the other is the identity gate which maps its input to 
the output unchanged.       
 
B.  Existed Reversible Gates 
Here  we  look  TWO  basic  existed  revisable  gates 
namely fredkin and Toffoli Gates’s, 
 
1).  Fredkin  Gate:  Fredkin  gate  is  one  of  the  most 
studied reversible gate with 3-inputs and 3-outputs. 
Fredkin gate produce the same number of 1’s in the 
output as on the input, in addition to the one-to-one 
mapping  feature  of  reversibility.  Its  input  parity  is 
equals to the output parity, so Fredkin gate is parity 
preserving  [13].  If  the  3-input  and  3-output  for 
Fredkin gate are A, B, C and P,Q,R respectively then 
it’s  input  and  output  configuration  can  be  seen  as 
shown in figure 4. 
 
 
              
Figure 4: Block diagram of Fredkin Gate 
 
QCA  cell  layout  of  the  Fredkin  Gate  is  shown  in 
figure 5 using four-phase clocking scheme. 
            
                                            
Figure 5: QCA layout of Fredkin Gate 
 
2). Toffoli Gate : Toffoli Gate has a 3-bit input and 3-
bit output. If the first two bits are set, it flips the third 
bit. The  output of Toffoli gate  can be  described as 
mapping bits A, B and C to A, B and C XOR (A 
AND B) as shown in figure 6. The Toffoli gate is 
universal; this means that for any Boolean function 
one can use Toffoli gates to build systems that will 
perform any desired Boolean function computation in 
a reversible manner.  
 
 
 
Figure 6: Block diagram of Toffoli Gate 
 
QCA  realization  of  the  Toffoli  Gate  using  only 
majority gate is shown in figure 7.  
                                                       
 
 
Figure 7: QCA layout of Toffoli Gate 
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4.  Reversible Universal Gate (RUG) 
 
Reversible Universal Gate has a 3-bit input and 3-bit 
output.  First  output  is  majority  function,  second 
output  is  Universal  function  and  its  third  output  is 
XOR  function.  The    output  of  RUG  gate    can  be  
described  as  mapping  bits  A,B  and  C  to 
AB+BC+CA,  AB+A’C’  and  B’C+BC’  respectively 
as shown in figure 8. 
 
 
Figure 8: Block Diagram of RUG Gate 
 
The RUG gate is universal; this means that for any 
Boolean function f               ,  there is a circuit 
consisting of RUG gates which takes               
and  some  extra  bits  set  to  0  or  1  and  outputs 
             ,  f(             ),  and  some  extra 
bits. Essentially, this means that one can use RUG 
gates to build systems that will perform any desired 
Boolean function computation in a reversible manner 
QCA cell layout of the RUG is shown in  figure 9 
using four-phase clocking scheme 
 
 
 
Figure 9: QCA layout of RUG Gate 
 
RUG logic design is consist of seven majority gates 
(MV) and four inverter, as shown in figure 9 retains 
the simple clocking scheme. For the wire A, B, C it is 
in  different  clock  zone  because  to  main  signal 
strength.  Similarly  all  MV’s  also  kept  in 
corresponding clock zones.  
 
Output  OF  RUG  Gate  using  QCADesigner  of  is 
shown in figure 10  using  four-phase clocking. 
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Figure 10: Output of RUG Gate using QCA 
Designer. 
 
A Universal Function is a function which can achieve 
any  logic  with  a  given  number  of  variables  with 
minimum  number  of  wire  crossings  [14].  So  from 
[14], presence of universal function RUG based QCA 
circuits  are  very  much  cost-effective  in  terms  of 
number of logic gate,  wire crossing, cells count as 
compared to the designs based on existing reversible 
gate.  This  is  the  concept  of  a  special  form  of 
reversible logic with universal functionality. 
 
5.  Conclusion  
 
RUG  is  a  3X3  input  output  reversible  logic  gate 
having majority function and universal function and 
XOR function as outputs and A, B, C are its inputs 
respectively.  RUG  gate  can  realize  all  standard 
functions as well as symmetric function with better 
cost-effective  results  in  terms  of  number  of  logic 
gate, wire crossings, cells count as compared to the 
designs based on existing reversible gates. Like any 
other reversible gates RUG do not erase information 
and ultimately it leads high performance computing. 
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